Featured Articles

Intel releases tiny 3G cell modem

Intel releases tiny 3G cell modem

Intel has released a 3G cellular modem with an integrated power amplifier that fits into a 300 mm2 footprint, claiming it…

More...
Braswell 14nm Atom slips to Q2 15

Braswell 14nm Atom slips to Q2 15

It's not all rosy in the house of Intel. It seems that upcoming Atom out-of-order cores might be giving this semiconductor…

More...
TSMC 16nm wafers coming in Q1 2015

TSMC 16nm wafers coming in Q1 2015

TSMC will start producing 16nm wafers in the first quarter of 2015. Sometime in the second quarter production should ramp up…

More...
Skylake-S LGA is 35W to 95W TDP part

Skylake-S LGA is 35W to 95W TDP part

Skylake-S is the ‘tock’ of the Haswell architecture and despite being delayed from the original plan, this desktop part is scheduled…

More...
Aerocool Dead Silence reviewed

Aerocool Dead Silence reviewed

Aerocool is well known for its gamer cases with aggressive styling. However, the Dead Silence chassis offers consumers a new choice,…

More...
Frontpage Slideshow | Copyright © 2006-2010 orks, a business unit of Nuevvo Webware Ltd.
Wednesday, 16 May 2007 10:19

AMD goes DDR 3 in late 2008

Written by Fuad Abazovic
Image
We told you so, twice

A reader informed us that Anand went live with some future plans of AMD's, here. AMD went public about its DDR3 plans with its strategic leak and yours truly wrote about this for the INQ exactly seven months ago, today. You can check that part here.

As my original story states that AMD doesn’t believe that it has to move to DDR3 until late 2008 or early 2009, as this is the time when this memory is suppose to go to mainstream.

Barcelona is DDR2 and Hypertransport 2, Budapest will be the first one to support Hypertransport 3 and DDR3 together with parts beyond 45 nanometre, such as the quad core codenamed Shanghai.

We wrote a lot about this roadmap here before, your colleagues confirmed that officially from AMD, here.

Also read:

AMD goes DDR3 at 45 nm

AMD's Shanghai K10.5 has 6 MB L3 cache

AMD 45 nm Shanghai up and running

Last modified on Wednesday, 16 May 2007 10:45
blog comments powered by Disqus

 

Facebook activity

Latest Commented Articles

Recent Comments