Featured Articles

IHS teardown reveals Galaxy S5 BOM

IHS teardown reveals Galaxy S5 BOM

Research firm IHS got hold of Samsung’s new flagship smartphone and took it apart to the last bolt to figure out…

More...
Galaxy S5, HTC One M8 available selling well

Galaxy S5, HTC One M8 available selling well

Samsung’s Galaxy S5 has finally gone on sale and it can be yours for €699, which is quite a lot of…

More...
Intel lists Haswell refresh parts

Intel lists Haswell refresh parts

Intel has added a load of Haswell refresh parts to its official price list and there really aren’t any surprises to…

More...
Respawn confirms Titanfall DLC for May

Respawn confirms Titanfall DLC for May

During his appearance at PAX East panel and confirmed on Twitter, Titanfall developer Respawn confirmed that the first DLC pack for…

More...
KFA2 GTX 780 Ti Hall Of Fame reviewed

KFA2 GTX 780 Ti Hall Of Fame reviewed

KFA2 gained a lot of overclocking experience with the GTX 780 Hall of Fame (HOF), which we had a chance to…

More...
Frontpage Slideshow | Copyright © 2006-2010 orks, a business unit of Nuevvo Webware Ltd.
Thursday, 06 September 2007 09:21

45nm Shanghai has 512KB L2 per core

Written by Fuad Abazovic

Image

But 6MB L3


Next generation 45 nanometre K10.5 codenamed Shanghai will remain at 512KB L2 per core but overall the CPU will have 6MB of Level 3 cache.

Intel's 45 nanometre Quad parts have 12 MB of L2 cache which means 3MB per core or six for each of two stitched processors.

Shanghai should have improved IPC and of course Hypertransport 3. it remains to be seen how will Barcelona K10 with its L2 + L3 cache go against 12 MB of L2 cache of Yorkfield 45 nanometre CPUs.


More here:

AMD goes DDR 3 in late 2008

Last modified on Thursday, 06 September 2007 09:48
blog comments powered by Disqus

To be able to post comments please log-in with Disqus

 

Facebook activity

Latest Commented Articles

Recent Comments