Featured Articles

Analysts expect ARM to do well next year

Analysts expect ARM to do well next year

British chip designer ARM could cash in on the mobile industry's rush to transition to 64-bit operating systems and hardware.

More...
Huawei and Xiaomi outpace Lenovo, LG in smartphone market

Huawei and Xiaomi outpace Lenovo, LG in smartphone market

Samsung has lost smartphone market share, ending the quarter on a low note and Xiaomi appears to be the big winner.

More...
Intel Broadwell 15W coming to CES

Intel Broadwell 15W coming to CES

It looks like Intel will be showing off its 14nm processors, codenames Broadwell, in a couple of weeks at CES 2015.

More...
Gainward GTX 980 Phantom reviewed

Gainward GTX 980 Phantom reviewed

Today we’ll be taking a closer look at the recently introduced Gainward GTX 980 4GB with the company’s trademark Phantom cooler.

More...
Zotac ZBOX Sphere OI520 barebones vs Sphere Plus review

Zotac ZBOX Sphere OI520 barebones vs Sphere Plus review

Zotac has been in the nettop and mini-PC space for more than four years now and it has managed to carve…

More...
Frontpage Slideshow | Copyright © 2006-2010 orks, a business unit of Nuevvo Webware Ltd.
Thursday, 12 July 2007 11:23

IBM creates new stable SRAM

Written by David Stellmack
Image

Memory beyond 6GHz
IBM has unveiled a prototype embedded SRAM chipset that is capable of reaching speeds beyond 6 GHz, nearly two times the speed of currently available SRAMs. Embedded SRAMs hold data that is frequently accessed by the processor. The faster the access, the faster the data transfer from SRAM to CPU.

Researchers have long sought methods to overcome the effects of process variability, especially variations in the device turn-on characteristics when a device is placed among an array of other devices. Those device variations can cause loss of stored data, rendering the devices "unstable."

IBM researchers have discovered a novel hardware-based solution to eliminate "half select" problems, improve Vmin and increase performance for multi-port applications by using 8T SRAM arrays. Half-select occurs when the ‘word line’ is “on” and ‘column select’ is “off,” which leads to instability.

A novel write-byte concept generates ‘local-write word’ lines, which are only selected when the ‘write control’ for the selected block is “on,” avoiding half-select disturb conditions. Thus, the separate read port eliminates half-select during ‘read,’ and write byte eliminates half-select during ‘write.’
Last modified on Thursday, 12 July 2007 11:44
blog comments powered by Disqus

 

Facebook activity

Latest Commented Articles

Recent Comments