Featured Articles

IHS teardown reveals Galaxy S5 BOM

IHS teardown reveals Galaxy S5 BOM

Research firm IHS got hold of Samsung’s new flagship smartphone and took it apart to the last bolt to figure out…

More...
Galaxy S5, HTC One M8 available selling well

Galaxy S5, HTC One M8 available selling well

Samsung’s Galaxy S5 has finally gone on sale and it can be yours for €699, which is quite a lot of…

More...
Intel lists Haswell refresh parts

Intel lists Haswell refresh parts

Intel has added a load of Haswell refresh parts to its official price list and there really aren’t any surprises to…

More...
Respawn confirms Titanfall DLC for May

Respawn confirms Titanfall DLC for May

During his appearance at PAX East panel and confirmed on Twitter, Titanfall developer Respawn confirmed that the first DLC pack for…

More...
KFA2 GTX 780 Ti Hall Of Fame reviewed

KFA2 GTX 780 Ti Hall Of Fame reviewed

KFA2 gained a lot of overclocking experience with the GTX 780 Hall of Fame (HOF), which we had a chance to…

More...
Frontpage Slideshow | Copyright © 2006-2010 orks, a business unit of Nuevvo Webware Ltd.
Tuesday, 06 December 2011 12:36

IBM makes racetrack memory

Written by Nick Farell



Uses standard tools


Biggish Blue has managed to make a revolutionary type of computer memory which merges large capacity of traditional hard disks with the speed of flash with standard chip-making gear.

The breakthrough means that the cost of manufacturing what has been dubbed racetrack memory has been slashed and it is now viable. Racetrack memory has been around since 2008 and today they will unveil an example at the  International Electronic Devices Meeting in Washington, D.C.

The prototype combines on one chip all the components racetrack memory needs to read, store, and write data. It stores data on nanoscale metal wires with bits of information represented by magnetic stripes. These are created by controlling the magnetic orientation of different parts of the wire. If you want to write data you inserting a new magnetic stripe into a nanowire by applying current to it.

Stuart Parkin who leads the research appears to have created the first integrated version with everything on one piece of silicon using CMOS. Although Biggish Blue thinks that it should be feasible to make racetrack memory commercially it still needs a bit of work.

Nick Farell

E-mail: This e-mail address is being protected from spambots. You need JavaScript enabled to view it
blog comments powered by Disqus

To be able to post comments please log-in with Disqus

 

Facebook activity

Latest Commented Articles

Recent Comments