Featured Articles

TSMC: Volume production of 16nm FinFET in 2H 2015

TSMC: Volume production of 16nm FinFET in 2H 2015

TSMC has announced that it will begin volume production of 16nm FinFET products in the second half of 2015, in late…

More...
AMD misses earnings targets, announces layoffs

AMD misses earnings targets, announces layoffs

AMD has missed earnings targets and is planning a substantial job cuts. The company reported quarterly earnings yesterday and the street is…

More...
Did Google botch the Nexus 6 and Nexus 9?

Did Google botch the Nexus 6 and Nexus 9?

As expected, Google has finally released the eagerly awaited Nexus 6 phablet and its first 64-bit device, the Nexus 9 tablet.

More...
Gainward GTX 970 Phantom previewed

Gainward GTX 970 Phantom previewed

Nvidia has released two new graphics cards based on its latest Maxwell GPU architecture. The Geforce GTX 970 and Geforce GTX…

More...
EVGA GTX 970 SC ACX 2.0 reviewed

EVGA GTX 970 SC ACX 2.0 reviewed

Nvidia has released two new graphics cards based on its latest Maxwell GPU architecture. The Geforce GTX 970 and Geforce GTX…

More...
Frontpage Slideshow | Copyright © 2006-2010 orks, a business unit of Nuevvo Webware Ltd.
Friday, 27 April 2012 11:00

Globalfoundaries moves to 3D stacked 20nm chips

Written by Nick Farrell



Following Intel


GlobalFoundries has announced that it has installed speciality production tools at its New York plant capable of 3D stacking 20nm chips.

The tools help the company to create Through-Silicon Vias (TSVs), which allows customers to stack multiple chips on top of each other. Basically the technology will allow manufacturers to stack memory chips right on top of the processor, which would drastically improve performance and lead to reduced power consumption.

Gregg Bartlett, chief technology officer of GlobalFoundries, said the technology can deliver cost and time savings, and reduce technical risk associated with developing new technologies. The technology is seen as the next logical progression for manufacturers instead of simply scaling upwards at the transistor level.

While it is logical, it is the same method used by Intel on the current Ivy Bridge processors which cuts power consumption by around 20 per cent, while allowing performance improvements.

Nick Farrell

E-mail: This e-mail address is being protected from spambots. You need JavaScript enabled to view it
blog comments powered by Disqus

 

Facebook activity

Latest Commented Articles

Recent Comments