Error
  • JUser::_load: Unable to load user with id: 67

Featured Articles

AMD sheds light on stacked DRAM APUs

AMD sheds light on stacked DRAM APUs

AMD is fast tracking stacked DRAM deployment and a new presentation leaked by the company  points to APUs with stacked DRAM,…

More...
Nvidia officially launches the 8-inch Shield Tablet

Nvidia officially launches the 8-inch Shield Tablet

As expected and reported earlier, Nvidia has now officially announced its newest Shield device, the new 8-inch Shield Tablet. While the…

More...
Intel launches new mobile Haswell and Bay Trail parts

Intel launches new mobile Haswell and Bay Trail parts

Intel has introduced seven new Haswell mobile parts and four Bay Trail SoC chips, but most of them are merely clock…

More...
Aerocool Dead Silence reviewed

Aerocool Dead Silence reviewed

Aerocool is well known for its gamer cases with aggressive styling. However, the Dead Silence chassis offers consumers a new choice,…

More...
AMD A8-7600 Kaveri APU reviewed

AMD A8-7600 Kaveri APU reviewed

Today we'll take a closer look at AMD's A8-7600 APU Kaveri APU, more specifically we'll examine the GPU performance you can…

More...
Frontpage Slideshow | Copyright © 2006-2010 orks, a business unit of Nuevvo Webware Ltd.
Friday, 11 May 2007 10:01

Samsung develops 65-nanometer TV chip

Written by

Image

30 per cent increase in receiving rate

Samsung has developed a 65-nanometer digital TV receiver chip which will be used for TVs using the ATSC standard.

The chip receives terrestrial and cable broadcasts and increase the receiving rate by more than 30 percent in crowded urban areas.

It also consumes much less power - just 400 mW  instead of the average 700 mW.The new technology will be used for digital TVs in the North American and domestic markets from the third quarter this year.

More here.
blog comments powered by Disqus

 

Facebook activity

Latest Commented Articles

Recent Comments