Error
  • JUser::_load: Unable to load user with id: 67

Featured Articles

Broadwell to be faster than Skylake-S in desktop

Broadwell to be faster than Skylake-S in desktop

Intel will do something that it never did before. It will release two processor generations at once in the desktop space.…

More...
ARM’s signs off on 64 bit ARMv8-A

ARM’s signs off on 64 bit ARMv8-A

British chip designer ARM has just signed off its 50th licensing agreement for its ARMv8-A technology, which includes support for 64-bit…

More...
Intel Business vPro market divided into 7 categories

Intel Business vPro market divided into 7 categories

Just a few years ago we had two market segments for business users. We had desktops and notebooks and now Intel…

More...
GTA 5 will make November release

GTA 5 will make November release

While we have continued to hear that Grand Theft Auto V for the Xbox One, PlayStation 4, and PC will not…

More...
Aerocool Dead Silence reviewed

Aerocool Dead Silence reviewed

Aerocool is well known for its gamer cases with aggressive styling. However, the Dead Silence chassis offers consumers a new choice,…

More...
Frontpage Slideshow | Copyright © 2006-2010 orks, a business unit of Nuevvo Webware Ltd.
Thursday, 12 April 2007 10:26

IBM Goes 3D with Moore?s Law

Written by

Image

3D chips have 100 times more channels


IBM has worked out a new chip-stacking technology which will allow 3D chips and extend the life of Moore’s Law. The technology, dubbed 'through-silicon vias', allows different chip components to be packaged much closer together for faster, smaller, and lower-power systems.
 
3D chip stacking takes chips and memory devices that traditionally sit side by side on a silicon wafer and stacks them together on top of one another.The compact sandwich of components reduces the size of the overall chip package and boosts the speed at which data flows among the functions on the chip.

The new IBM method eliminates the need for long-metal wires that connect today’s 2-D chips together and rely on through-silicon vias, which are vertical connections etched through the silicon wafer and filled with metal.

It shortens the distance information on a chip needs to travel by 1000 times, and allows for the addition of up to 100 times more channels, or pathways, for that information to flow compared to 2-D chips.

Sample chips will be available in the second half of 2007 and will go into production in 2008.

More here.
Last modified on Thursday, 12 April 2007 10:34
blog comments powered by Disqus

 

Facebook activity

Latest Commented Articles

Recent Comments