Featured Articles

AMD sheds light on stacked DRAM APUs

AMD sheds light on stacked DRAM APUs

AMD is fast tracking stacked DRAM deployment and a new presentation leaked by the company  points to APUs with stacked DRAM,…

More...
Nvidia officially launches the 8-inch Shield Tablet

Nvidia officially launches the 8-inch Shield Tablet

As expected and reported earlier, Nvidia has now officially announced its newest Shield device, the new 8-inch Shield Tablet. While the…

More...
Intel launches new mobile Haswell and Bay Trail parts

Intel launches new mobile Haswell and Bay Trail parts

Intel has introduced seven new Haswell mobile parts and four Bay Trail SoC chips, but most of them are merely clock…

More...
Aerocool Dead Silence reviewed

Aerocool Dead Silence reviewed

Aerocool is well known for its gamer cases with aggressive styling. However, the Dead Silence chassis offers consumers a new choice,…

More...
AMD A8-7600 Kaveri APU reviewed

AMD A8-7600 Kaveri APU reviewed

Today we'll take a closer look at AMD's A8-7600 APU Kaveri APU, more specifically we'll examine the GPU performance you can…

More...
Frontpage Slideshow | Copyright © 2006-2010 orks, a business unit of Nuevvo Webware Ltd.
Friday, 13 April 2007 20:31

AMD's Shanghai K10.5 has 6 MB L3 cache

Written by Fuad Abazovic
Image
45 nanometre brings some space


The next generation processor scheduled to come after Barcelona and AgenaFX will have 6MB of L3 cache. Barcelona and Agena FX, also known as the K10, will have only 2 MB. We already talked about Shanghai here.


We are still not sure about the quantity of L2 cache but it will be somewhere between 512 KB and 1 MB per core. This 45 nanometre chip will come in 2008 so we still have the time to worry about it.


It should be just on time to fight Intel with its 45 nanometre quad duct taped core.

 

 

Last modified on Saturday, 14 April 2007 12:25
blog comments powered by Disqus

 

Facebook activity

Latest Commented Articles

Recent Comments