Featured Articles

After USA Nvidia’s Shield comes elsewhere

After USA Nvidia’s Shield comes elsewhere

Project Shield, which is now called Nvidia Shield, is up for preorder, at least if you’re in North America. For…

More...
Nvidia won most Haswell high-end notebooks

Nvidia won most Haswell high-end notebooks

Our sources in the Far East are claiming that most Haswell notebooks that are coming out in the next few weeks…

More...
Microsoft officially announces the Xbox One

Microsoft officially announces the Xbox One

As announced earlier, Microsoft has now finally unveiled its next-generation console, the Xbox One. Although it did not shed much light…

More...
AMD poaches more Nvidia talent

AMD poaches more Nvidia talent

AMD has apparently managed to grab yet another high-ranking Nvidian, but this time it was no engineer or developer.

More...
HIS iCooler Turbo HD 7790 reviewed

HIS iCooler Turbo HD 7790 reviewed

Today we’ll take a closer look at a factory overclocked HD 7790, courtesy of HIS. The HIS HD 7790 iCooler Turbo…

More...
Frontpage Slideshow | Copyright © 2006-2010 orks, a business unit of Nuevvo Webware Ltd.
Monday, 20 February 2012 16:44

VIA getting into SSD design

Written by Nick Farrell



It is the newest bandwagon to jump on


VIA appears to be thinking that there is money to be made in SSD design.

We got a clue this morning when an outfit called Tensilica sent us a press release saying that VIA has selected Tensilica's Xtensa dataplane processors (DPUs) for a system-on-chip (SOC) design for solid state drives (SSDs). VIA felt that Tensilica's DPUs would provide over four times the performance of competing processors on key algorithms used to benchmark competitive alternatives and went for it.

But what this seems to be telling us is that VIA has worked out that there is shedloads to be made on the back of SSDs Tensilica's DPUs allow designers to customize the IP core, mix both control and signal processing, and add high-bandwidth connectivity to increase performance without increasing the clock speed. For example, designers can use single-cycle bit field manipulation and arithmetic instructions along with multiple simultaneous single-cycle table lookups to achieve over 10 times the efficiency of other processors. This not only increases IOPS, but also significantly reduces the energy consumed and the complexity of the SOC design itself.

Jiin Lai, VIA's CTO is expecting a lot of competition an the SSD market and he thinks there is a significant advantage using Tensilica DPUs to lower the power and increase the throughput of his  products.

Nick Farrell

E-mail: This e-mail address is being protected from spambots. You need JavaScript enabled to view it
blog comments powered by Disqus

To be able to post comments please log-in with Disqus

 

Facebook activity

Latest Commented Articles

Recent Comments